

EVI82661221

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Application Serial No. 09/875,501
Filing Date June 4, 2001
Inventor Klaus Florian Schuegraf et al.
Assignee Micron Technology, Inc.
Group Art Unit 2815
Examiner E. Ortiz
Attorney's Docket No. MI22-1741
Title: Methods for Forming Wordlines, Transistor Gates, and Conductive Interconnects, and Wordline, Transistor Gate, and Conductive Interconnect Structures

SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT

References - - See attached Form PTO-1449

In compliance with 37 C.F.R. §§ 1.56, 1.97 and 1.98, your attention is directed to the United States patents and other references listed on the attached Form PTO-1449. No admission is made regarding whether all the submitted references are prior art.

Citation of these references is respectfully requested.

Respectfully submitted,

Date: 12-27-02

D. Brent Kenady Reg. No. 40,045 Wells St. John P.S.

601 W. First Avenue, Suite 1300

Spokane, WA 99201-3828

(509) 624-4276

01/02/2003_YP8LITE1 00000042 09875501

01 FCF1251

-110.00 OP

01/02/2003 YPOLITE1 00000042 09875501

02 FC:1806

180.00 OP

1



CL465780540

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Mority Application Serial No
<u>Priority</u> Filing DateJune 11, 199
nventor
Assignee Micron Technology, Ind
Priority Group Art Unit
Priority Examiner E. Le
Attorney's Docket No Ml22-174
Title: Methods for Forming Wordlines, Transistor Gates, and Conductive Interconnects
and Wordline Transistor Gate, and Conductive Interconnect Structures

INFORMATION DISCLOSURE STATEMENT

References -- See Attached Form PTO-1449

The attached form PTO-1449 is submitted in compliance with 37 CFR §1.56. No admission is made regarding whether the submitted references are prior art.

The listed references were cited by, or submitted to, the Office in the parent, copending application of the above-identified application. The above-identified application is a divisional of co-pending Application Serial No. 09/332,271, filed on June 11, 1999. Such prior disclosure is sufficient for the above-identified application as far as copies of the references are concerned.

Citation of these references is respectfully requested.

Respectfully submitted,

Dated: 6-4-01

Attorney:

D. Brent Kenady Reg. No. 40,045

01/02/2003 YPOLITE1 00000042 09875501

02 FC:1806

180.00 OP

Form Pro-1919			*		J.S. DEPARTMENT OF COMMERCE ATENT AND TRADEMARK OFFICE	ATTY. DOCKET NO M122-1741	1	SERIAL NO. 09/875,501				
IST OF ART CITED (Use several sheets				BY APPLICANT		APPLICANT Klaus Florian Schuegraf et al.				LUEIVE		
NEC 2 7 Date 25			(Ose several sheets)	FILING		FILING DATE June 4, 2001	TE CARA		GROU	JAN -6 2002		
A TANCE OF THE PARTY OF THE PAR					U.S. PATENT DOCUMENTS	June 4, 2001	Class Florian Schuegraf et al. TECHNOLOGY CENTER 28 Class Subclass Filing Date					
*Examiner Initial		Docu Numb		Date	Name		Ćlass	Subclass		Filing Date If Appropriate		
	АА	5,767	,558	06/16/98	Lo et al.					***		
	AB	5,208	,182	05/04/93	Narayan et al.							
	AC	5,877	,074	03/02/99	Jeng et al.			,				
	AD											
	AE									·		
	AF									· .		
	AG											
	АН				,							
	AI											
	AJ											
	AK											
FOREIGN PATENT DOCUMENTS												
•		Docu Numb		Date Country		Class		Subclass		Translation		
										Yes	No	
				OTHER REFEI	RENCES (including Author, Title, Date,	Pertinent Pages, Etc.)						
	AM	O	Wolf et al., "Silicon Processing for the VLSI Era - Volume 1: Process Technology," @1986 Lattice Press, pages 384-385 (4 pages total)									
	AN											
	AO					- <u>-</u>						
						-						
*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.												

EL46~780546

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE LIST OF ART CITED BY APPLICANT

(Use several sheets if necessary)

ATTY. DOCKET NO. MI22-1741

APPLICANT Klaus Florian Schuegraf et al. TECHNOLOG:

FILING DATE GROUP Filed Herewith Unknown U.S. PATENT DOCUMENTS *Examiner Document Date Initial Number Name Subclass Filing Date If Appropriate 5,425,392 06/95 Thakur et al. AB AC ΑD ΑE AF AG AH ΑI ΑJ ΑK FOREIGN PATENT DOCUMENTS Document Date Number Country Class Subclass Translation AL Yes No OTHER REFERENCES (including Author, Title, Date, Pertinent Pages, Etc.) AK Taishi Kubota et al.; "The Effect of the Floating Gate/Tunnel SiO, Interface on FLASH Memory Data Retention Reliability"; 1994; 2 pages Shoue Jen Wang et al.; "Effects of Poly Depletion on the Estimate of Thin Dielectric Lifetime"; IEEE Electron Device Letters, Vol. 12, No. 11, ΑL November 1991; pp. 617-619 Klaus F. Schuegraf et al.; "Impact of Polysilicon Depletion in Thin Oxide MOS Technology"; 1993; pp. 86-88 AM E. H. Snow et al.: "Polarization Phenomena and Other Properties of Phosphosilicate Glass Films on Silicon"; Journal of the Electrochemical AN Society, March 1966; pp. 263-269 EXAMINER DATE CONSIDERED *EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.